Attorney Docket No.: 19717-000710US

### **DECLARATION AND POWER OF ATTORNEY**

As a below named inventor, I declare th	45 a DEIUN	Hailleu	mivemoi.		ucciaic	uiai
-----------------------------------------	------------	---------	----------	--	---------	------

inventor (if o matter which CHANNEL	nly one name is listed be is claimed and for whicl TRANSCEIVER WITH	low) or an original, first and n a patent is sought on the ir IOUT DATA ALIGNMEN	joint inventor (if plural invention entitled: <b>BUILT T</b> the specification of w	I believe I am the original, first and so inventors are named below) of the subjective I-IN-SELF-TEST (BIST) FOR MULTI hich X is attached hereto or well (if applicable).
I have revie amendment r Code of Fede foreign appli or inventor's	wed and understand the eferred to above. I acknoweral Regulations, Section cation(s) for patent or invocertificate having a filing	contents of the above ide whiledge the duty to disclose 1.56. I claim foreign priori	entified specification, in information which is mat ty benefits under Title 3 w and have also identifie	acluding the claims, as amended by a derial to patentability as defined in Title 3 5, United States Code, Section 119 of a ded below any foreign application for pate
Prior Foreig	n Application(s)			
	Country	Application No.	Date of Filing	Priority Claimed Under 35 USC 119
I hereby clair	m the benefit under Title	35, United States Code § 119	(e) of any United States	provisional application(s) listed below:

Application No.	Filing Date
60/148,416	August 11, 1999

I claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, Section 1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

Application No.	Date of Filing	Status

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.

Horace Ng, Reg. No. 39,315 Babak S. Sani, Reg. No. 37,495

Send Correspondence to:	Direct Telephone Calls to:	
Horace Ng	(Name, Reg. No., Telephone No.)	
TOWNSEND and TOWNSEND and CREW LLP	Name: Horace Ng	
Two Embarcadero Center, 8th Floor	Reg. No.: 39,315	
San Francisco, California 94111-3834	Telephone: 415-576-0200	

Attorney Docket No.: 19717-000710US

Full Name of Inventor 1:	Last Name: CAO	First Name: JUN	Middle Name or I	nitial:
Residence & Citizenship:	City: Irvine	State/Foreign Country: California	Country of Citizer China	nship:
Post Office Address:	Post Office Address: 1013 Verano Place	City: Irvine	State/Country: California	Postal Code: 92612
Full Name of Inventor 2:	Last Name: MOMTAZ	First Name: AFSHIN	Middle Name or Initial:	
Residence & Citizenship:	City: Irvine	State/Foreign Country: California	Country of Citizen United States	
Post Office Address:	Post Office Address: 4061 Germainder Way	City: Irvine	State/Country: California	Postal Code: 92612

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Signature of Inventor 1	Signature of Inventor 2
Carl	Alsh Mant
Jun Cao	Afshin Mointaz
Date 07/03/2000	Date 07/01/2080

SF 1108937 v1

50955-DBP. B600

PATENT

ARTUNIT 2133

# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Docket No.

30/DBP/B600

## SUBSTITUTION OF ATTORNEY WITH CHANGE OF ADDRESS FOR CORRESPONDENCE BY ASSIGNEE

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

### Commissioner:

Broadcom Corporation, assignee of the entire interest in and to each U.S. patent application, identified on Exhibit A attached, under an Assignment recorded in the U.S. Patent and Trademark Office, hereby revokes all previous Powers of Attorney and appoints:

D. Bruce Prout Richard J. Ward, Jr. LeRoy T. Rahn Walter G. Maxwell William P. Christie David A. Dillard Thomas J. Daly Vincent G. Gioia Edward R. Schwartz John D. Carpenter Wesley W. Monroe David A. Plumley Gregory S. Lampert Mark Garscia	(20,958) (24,187) (20,356) (25,355) (29,371) (30,831) (32,213) (19,959) (31,135) (34,133) (39,778) (37,208) (35,581) (31,953)	Harold E. Wurst Robert A. Green Richard A. Wallen Michael J. MacDermott Anne Wang Constantine Marantidis Daniel R. Kimbell Daniel M. Cavanagh Gary J. Nelson Kathleen M. Olster Josephine E. Chang Joel A. Kauth Patrick Y. Ikehara Raymond R. Tabandeh	(22,183) (28,301) (22,671) (29,946) (36,045) (39,759) (34,849) (41,661) (44,257) (42,052) (46,083) (41,886) (42,681) (43,945)	Jun-Young E. Jeon Peter A. Nichols Stephen D. Burbach Mark J. Marcelli David J. Steele John W. Peck Tom H. Dao Frank L. Cire Rodney V. Warfford R. W. Johnston Hayden A. Carney Russell R. Palmer, Jr. Richard D. Seibel Richard J. Paciulan	(43,693) (47,822) (40,285) (36,593) (47,317) (44,284) (44,641) (42,419) (51,304) (17,968) (22,653) (22,994) (22,134) (28,248)
Syed A. Hasan	(41,057)	Cynthia A. Bonner	(43,943) (44,548)	Richard J. Paciulan Richard A. Clegg	(28,248) (33,485)

all members or associates of or of counsel to the firm CHRISTIE, PARKER & HALE, LLP, telephone (626) 795-9900, as principal attorneys with power to appoint associate attorneys, to prosecute this application and any subsequent application based on the disclosure of this application, and to transact all business in the Patent and Trademark Office connected with this application and any subsequent application.

I hereby certify that this correspondence is being deposited with the U.S. Postal Service as first class mail in an envelope addressed to:

Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-

Date of Deposit

-1-

## B600:30/DBP

The authority under this Power of Attorney of each person named above shall automatically terminate and be revoked upon such person ceasing to be a member or associate of or of counsel to that law firm.

Please address all correspondence to CHRISTIE, PARKER & HALE, LLP, P.O. Box 7068, Pasadena, California 91109-7068. Customer Number: 23363

By\_

**Broadcom Corporation** 

Date: September 12,2003

Print Name: Dee Henderson

Title: Intellectual Property Portfolio

Manager

DBP/djp

DJP PAS524724.1-\*-09/5/03 9:47 AM

3P1646	09/614,308	7/12/2000	Fast Acquisition Phase Locked
			Loop Using a Current DAC
0944/BP1647	09/540,243/	3/31/2000/	GM Cell Based Control Loops
	6,526,113	2/25/03	
BP1648	09/632,665	8/7/2000	CMOS Lock Detect With
DI 1010	<b></b> ,		Double Protection
0955/BP1649	09/632,666	8/7/2000	Built-In Shelf Test for Multi-
1040 IU(0060)	00/002,000		Channel Transceivers without
			Data Alignment
BP1651	09/615,033/	7/12/2000/	Stable Phase Locked Loop
PL1091	6,389,092	5/14/2002	Having Separated Pole
DD105100N	10/095,556/	3/11/2002/	Stable Phase Locked Loop
BP1651CON	•	4/15/2003	Having Separated Pole
	6,549,599	2/24/01/	Method and Circuitry for
50952/BP1653	09/792,684/	5/20/2003	Implementing a Differentially
	6,566,971	5/20/2003	Tuned Varactor-Inductor
			Oscillator
		1/0/0000	Method and Circuitry for
50953/BP1653CON	10/407,909	4/2/2003	Implementing a Differentially
		Ì	Tuned Varactor-Inductor
			Oscillator
/BP1654	09/782,687	2/12/2001	Linear Half-Rate Phase
			Detector and Clock and Data
			Recovery Circuit
/BP1655	09/784,419	2/15/2001	Linear Full-Rate Phase
,22 2000			Detector and Clock and Data
			Recovery Circuit
50947/BP1656	09/772,781/	1/29/2001/	Overflow Detector for FIFO
000411D1 1000	6,396,894	5/28/2002	
50948/BP1656CON1		3/21/2002/	Overflow Detector for FIFO
 	6,519,311	2/11/2003	
MD1CET	09/788,220/	2/16/2001/	Method and Circuitry for
/BP1657	6,396,360	5/28/2002	Implementing an Inductor-
	0,330,300	0,20,2002	Capacitor Phase Interpolated
			Voltage-Controlled Oscillator
	09/650,275	8/29/2000	Seal Ring for Integrated
/BP1658	09/030,273	G/25/2000	Circuits
	00/010 626	7/31/2001	Fully Differential CMOS
/BP1660	09/919,636	1/51/2001	Phase-Locked Loop
	00/000 004	5/18/2001	Varactor Based Differential V
/BP1815	09/860,284	5/10/2001	Band Switching
	10/007-007	10/22/2001	Methods and Circuitry for
50957/BP1818	10/037,897	10/22/2001	Reducing Intermodulation in
			Integrated Transceivers
1	1	1	HIVEBIANCE LIMINOCITOES

CPH/BP No. Application No. Filing Date

Title

/BP1851	09/927,705	8/10/2001	Line Loop Back for Very High Speed Application
50950/BP1883DIV	10/267,054	10/7/2002	Low Voltage Differential to Single-Ended Converter
/BP1885	09/910,436	7/19/2001	Synchronous Data Serialization Circuit
/BP1885CON	10/431,103	5/6/2003	Synchronous Data Serialization Circuit
50958/BP1884	09/955,693	9/18/2001	Linear Phase Detector for High Speed Clock data Recovery
50945/BP2015	09/969,837	10/1/2001	High-Speed Peak Amplitude Comparator
/BP2137	10/159,788	5/30/2002	Method and Apparatus for High Speed Signal Recovery
50956/BP2138	10/092,166	3/4/2002	High Frequency Statistical Loss of Signal Detector
50964/BP2144	10/241,140	9/10/2002	Phase Lock Loop with Cycle Drop and Add Circuitry
50963/BP2233	10/243,086	9/12/2002	Delay Generator
50959/BP2233.1	10/243,281	9/12/2002	Symmetric Differential Logic Circuits
50960/BP2360	10/293,163	11/12/2002	Phase Detector for Extended Linear Response and High- Speed Data Regeneration
50961/BP2361	10/293,624	11/12/2002	Phase Detector with Delay Elements for Optimum Data Regneration
50962/BP2385	10/335,190	12/30/2002	CDR Lock Detector with Hysteresis
50896/BP2454	09/747,392	12/22/2000	Methods of Recording Voice Signals in a Mobile Set
/BP2445	09/640,963	8/16/2000	Code Puncturing Method and Apparatus
/BP2446	09/636,000	8/9/2000	Maximum Likelihood Sequence Estimator which Computes Branch Metrics in Real Time
/BP2448	10/228,165	8/26/2002	Frequency Offset Correction Circuit for WCDMA
/BP2449	10/242,319	9/11/2002	MPSK Equalizer
/BP2450	10/272,507	10/15/2002	Shifted 8PSK Modulator for EDGE

GDW PAS623115.1-\*-09/5/03 9:34 AM